Datasheet4U Logo Datasheet4U.com

HD74HC673 - 16-bit Shift Register

Description

The HD74HC673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package.

A threestate input/output (data I/O) port to the shift register allows serial entry and/or reading of data.

Features

  • High Speed Operation: tpd (MODE/STRCLK to Y) = 23 ns typ (C L = 50 pF) High Output Current: Fanout of 15 LSTTL Loads (Q15 output) Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HC673 Function Table Inputs Mode/ CS H X L L L L L L R/W SHCLK X X L H H H H L X X X X STRCLR X L X X X L H H STRCLK X X X X L H H Z Q15 Q14n L Y15n Z Yes No Yes Yes Yes No No Yes Ye.

📥 Download Datasheet

Datasheet preview – HD74HC673

Datasheet Details

Part number HD74HC673
Manufacturer Hitachi Semiconductor
File Size 52.84 KB
Description 16-bit Shift Register
Datasheet download datasheet HD74HC673 Datasheet
Additional preview pages of the HD74HC673 datasheet.

📁 Similar Datasheet

  • HD74HC670 - 4-by-4 Register File (Renesas)
  • HD74HC679 - 12-bit Address Comparator (Renesas)
  • HD74HC620 - Octal Bus Transceivers (Renesas)
  • HD74HC623 - Octal Bus Transceivers (Renesas)
  • HD74HC640 - Octal Bus Transceivers (Renesas)
  • HD74HC643 - Octal Bus Transceivers (Renesas)
  • HD74HC668 - Synchronous UP/Down Decade Counter (Renesas)
  • HD74HC669 - Synchronous Up/Down 4-bit binary Counter (Renesas)
  • HD74HC680 - 12-bit Address Comparator (Renesas)
  • HD74HC682 - 8-bit Magnitude Comparator (Renesas)
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74HC673 16-bit Shift Register Description The HD74HC673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A threestate input/output (data I/O) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the store-clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon command. A high logic level at the chip-select (CS) input disables both the shift-register clock and the storage register clock and places the data I/O in the high-impedance state.
Published: |